1、ZYNQ平台架构及配置平台架构及配置目录目录l一、ZYNQ平台的硬件架构l二、AXI 协议l三、ZYNQ的部分可重构配置ZYNQ平台的硬件平台的硬件架构架构背景简介背景简介背景简介lZYNQ7000系列ARM+FPGA结构XILINX传统FPGA的局限性?ZYNQ平台的硬件架构平台的硬件架构架构:1、PS(处理器系统)(流程控制等串行设计)2、PL(可编程逻辑)(并行算法设计)ZYNQ平台的硬件架构平台的硬件架构lPS由四块组成由四块组成:l1、APU(应用处理单元)l2、内存接口l3、IO外设(USB2.0、Ethernet、CAN、SPI、UART、IIC、SD/SDIO、GPIO)l4、
2、互连线(APU、IOP和内存单元相互连接,并通过一个多层的AXI互连线与PL连接)ZYNQ平台的硬件架构平台的硬件架构lAPU结构1、ACP2、SCU3、Cortex-A9(x2)4、L1 32KB(I/D)共享L2 512KBZYNQ平台的硬件架构平台的硬件架构l内存接口ZYNQ平台的硬件架构平台的硬件架构lIO外设 RGMII接口ZYNQ平台的硬件架构平台的硬件架构lAXI总线架构lAXI_HP 用于PL的四个高性能、高带宽主接口,位宽可配64/32,可访问PS的DDR3控制器和PS的片上RAM资源lAXI_GP四个通用接口(两主两从),每个位宽32,可访问PS的DDR3控制器,PS片上R
3、AM资源和其他从设备lAXI_ACP用于PL的一个加速一致性主端口,提供快速访问CPU,可选的L1或L2缓存一致性ZYNQ平台的硬件架构平台的硬件架构lPL组成:l1、可配置逻辑块(CLB)l2、36KB块BRAMl3、数字信号处理DSP48E1 Slicel4、可编程IOl5、时钟管理l6、XADCZYNQ平台的硬件架构平台的硬件架构l可编程IOZYNQ平台的硬件架构平台的硬件架构lXADC模块lXADC模块ZYNQ平台的硬件架构ZYNQ平台的硬件架构平台的硬件架构AXI协议AXI4.0是ARM公司提出的AMBA 3.0协议的升级版,是一种高性能、高带宽、低延迟的片内总线。AXI协议AXI协
4、议具有如下特点:总线的地址/控制和数据通道是分离的;支持不对齐的数据传输;在突发传输中,只需要首地址;同时具有分离读/写数据通道;更加容易进行时序收敛。通道介绍AXI接口具有5个独立通道:写地址通道(Write address channel,AW);写数据通道(Write data channel,W);写响应通道(Write response channel,B);读地址通道(Read address channel,AR);读数据通道(Read data channel,R);每个通道都是一个独立的AXI握手协议。READY/VALID握手机制每个通道都有一对VALID/READY信号发
5、送方用VALID指示什么时候数据或控制信息是有效的;接收方用READY指示可以接收数据或控制信息。传输发生在VALID和READY信号同时为高的时候。通道之间的关系:各个通道都可以独立握手,相互之间的关系是灵活的;读数据必须总是跟在与其数据相关联的地址之后;写响应必须总是跟在与其相关联的写交易的最后出现。READY/VALID握手机制读交易中的握手之间的依赖关系写交易中的握手之间的依赖关系读交易过程写交易过程读猝发交易读猝发交易过程中典型信号的交互过程写猝发交易写猝发交易过程中典型信号的交互过程重叠猝发交易重叠猝发交易过程中典型信号的交互过程AXI 互联AXI互联结构模型包括:直通模式只转换模
6、式N-1 互联模式1-N 互联模式N-M 互联模式互联模式直通模式只转换模式N-1互联模式1-N互联模式N-M互联模式共享写和读地址仲裁结构N-M互联模式稀疏互联写和读数据通道Partial Reconfiguration in ZynqlBased on moduleslBased on diversitiesPartial Reconfiguration in ZynqWhat Problems Does It Solve?System cost,size,and power constraints Multiplex hardware functions Evolving protoco
7、l and industry standards Reprogramability as standards evolve Mission critical uptime Update on the fly while system still running Long design implementation cycle times Accelerate development with focus on reconfigurable partitionSome TerminologylReconfigurable Partition(RP)The physical location of
8、 FPGA resources selected for partial reconfiguration lStatic logic Everything but the RP(s)The part of the design that doesnt change lReconfigurable Module(RM)Logic that lives in the RP Defined by hardware interfaces and ports Functional variants for associated RP Different protocol,task,filter,etc.
9、Design FlowlStructure the design Separate functions into hierarchical blocks Identify functions to be made into partitions Identify set of signals that will become RP interfaceDesign Flow Synthesize Bottom-up Static“top”and RMs synthesized seperatelyDesign FlowlAssemble static design with RM variant
10、s RMs replace black boxes in static“top”Design FlowlFloorplan the RPs and run DRCs Define regions and logic resources to be includedDesign FlowlImplementation Configurations for static logic and all reconfigurable modules Repeat for all modulesDesign FlowlVerify all configurations Ensure that static
11、 portions match identicallyDesign Considerations lVivado stores design data in checkpoints Save full design as a configuration checkpoint for bitstream creation RMs can also be stored as their own checkpoints Save static-only checkpoint to be reused across multiple configurations Routed static check
12、point can remain open in memory Results are locked at the routing level Design Considerations Design Considerations Partition Pins are junctions between static and reconfigured logic Interface wires can be broken at interconnect tile site Anchor mid-route between static and reconfigurable logic No overhead at reconfigurable partition interface Design Considerations Not Everything Can Be Reconfigured Components CANNOT be reconfigured Clocking resources BUFG,BUFR,MMCM,PLL,etc.I/O resources ISERDES,OSERDES,IDELAYCTRL,etc.MGTs and related components